

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/609,216	06/26/2003	Karl H. Mauritz	42P16326	6486
8791 75	90 11/18/2005		EXAM	INER
	OKOLOFF TAYLO	PATEL, HETUL B		
12400 WILSHI SEVENTH FLO	RE BOULEVARD OOR		ART UNIT	PAPER NUMBER
LOS ANGELES, CA 90025-1030			2186	

DATE MAILED: 11/18/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
Office Action Summany	10/609,216	MAURITZ ET AL.				
Office Action Summary	Examiner	Art Unit				
	Hetul Patel	2186				
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	6(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) days ill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONED	nely filed s will be considered timely. the mailing date of this communication. O (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 26 Ju	<u>ne 2003</u> .					
2a) ☐ This action is FINAL. 2b) ☒ This	This action is FINAL. 2b)⊠ This action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	33 O.G. 213.				
Disposition of Claims						
4) Claim(s) 1-30 is/are pending in the application.		·				
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-30</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or	election requirement.					
Application Papers						
9) The specification is objected to by the Examine	r.					
10)⊠ The drawing(s) filed on <u>26 June 2003</u> is/are: a) accepted or b)⊠ objected to by the Examiner.						
Applicant may not request that any objection to the	drawing(s) be held in abeyance. See	e 37 CFR 1.85(a).				
Replacement drawing sheet(s) including the correct	• • • • • • • • • • • • • • • • • • • •					
11)☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 119(a)	-(d) or (f).				
a) ☐ All b) ☐ Some * c) ☐ None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents						
 Copies of the certified copies of the prior application from the International Bureau 	•	ed in this National Stage				
* See the attached detailed Office action for a list	* * * * * * * * * * * * * * * * * * * *	ed.				
	or the continue copies hat recent	-				
Attachment(s)						
1) Notice of References Cited (PTO-892)	4) Interview Summary					
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	Paper No(s)/Mail Da 5) Notice of Informal P	ate atent Application (PTO-152)				
Paper No(s)/Mail Date	6) Other:					

Application/Control Number: 10/609,216 Page 2

Art Unit: 2186

DETAILED ACTION

1. Claims 1-30 are presented for examination.

Drawings

2. New corrected drawings in compliance with 37 CFR 1.121(d) are required in this application because Fig. 3 is too dark and hard to read the information shown in it.

Applicant is advised to employ the services of a competent patent draftsperson outside the Office, as the U.S. Patent and Trademark Office no longer prepares new drawings.

The corrected drawings are required in reply to the Office action to avoid abandonment of the application. The requirement for corrected drawings will not be held in abeyance.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 1, 4, 7-8, 14, 17 and 20-21 are rejected under 35 U.S.C. 102(e) as being anticipated by Morris (USPN: 6,862,185).

As per claim 1, Morris teaches a circuit (i.e. 200 in Fig. 2) comprising: a plurality of memory modules (i.e. 201 in Fig. 2); a memory controller (i.e. 207 in Fig. 2) coupled to the plurality of memory modules; a plurality of bus splitters coupled between the plurality of memory modules and the memory controller to split signals communicated between the plurality of memory modules and the memory controller (i.e. embedded in the memory board 203 to split the signals sent from high speed connectors 205 and 209 into plurality of connectors 202 coupled to the memory modules 201 in Fig. 2); and a plurality of terminators (i.e. 204, 210 in Fig. 2) to reduce signal reflections corresponding to the split signals (e.g. see Col. 4, 14-17 and Fig. 2).

As per claim 4, Morris teaches the claimed invention as described above and furthermore, Morris teaches that the memory modules (i.e. 201 in Fig. 2) are dual in-line memory modules (DIMMs) (e.g. see Col. 3, lines 46-47 and Fig. 2).

As per claim 7, Morris teaches the claimed invention as described above. The further limitation of selecting miniature integrated resistor packs as the plurality of bus splitters is inherently taught by Morris. The miniature integrated resistor packs has to be present in the memory board (i.e. 203 in Fig. 3A) in order to reduce the noise in the signals sent to DIMMs.

As per claim 8, Morris teaches the claimed invention as described above and furthermore, Morris teaches a plurality of memory expander chips (MXCs) (i.e. 201-1 and 201-2 in Fig. 3) coupled between the memory controller (i.e. 207 in Figs. 2-3) and the plurality of memory modules (i.e. 201 in Fig. 2) (e.g. see Figs. 2-3).

As per claims 14, 17 and 20-21, see arguments with respect to the rejection of claims 1, 4 and 7-8, respectively. Claims 14, 17 and 20-21 are also rejected based on the same rationale as the rejection of claims 1, 4 and 7-8, respectively.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 2-3 and 15-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Morris.

As per claims 2 and 3, Morris teaches the claimed invention as described above and furthermore, Morris teaches that the plurality of terminators (i.e. 204, 210 in Fig. 2) are attached/mounted on the memory board 203 in Fig. 2. Official notice is taken of the prior art teaching a plurality of components (i.e. terminators) on a single chip. First of all, it has been held that to make integral is not generally given patentable weight. Note In re Larson 144 USPQ 347 (CCPA 1965). Furthermore In re Tomoyuki Kohno 157 USPQ 275 (CCPA 1968) states that to integrate electrical components onto a unitary, one piece structure would be obvious. Integrating/embedding multiple components on a single chip reduces cabling problems, reduces latency required for communicating among processors, improves efficiency of message passing, reduces chip-to-chip communications costs, allows for less pin count, area saving and high speed data

transfer between the elements and leads to further power efficiency and increased scalability. Because multiple terminators embedded on the memory module/memory controller provides improvements in efficiency, cost and scalability over terminators mounted on a circuit board(s), it would have been obvious to use a single chip design in the device of Morris. Therefore, the claimed invention would have been obvious to one of ordinary skill in the art at the time of the invention.

As per claims 15-16, see arguments with respect to the rejection of claims 2 and 3, respectively. Claims 15-16 are also rejected based on the same rationale as the rejection of claims 2 and 3, respectively.

5. Claims 8-13 and 21-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Morris in view of Talbot et al. (USPN: 2005/0166006) hereinafter, Talbot.

As per claim 8, Morris teaches the claimed invention as described above and furthermore, Morris teaches a plurality of memory expander chips (MXCs) (i.e. 201-1 and 201-2 in Fig. 3) coupled between the memory controller (i.e. 207 in Figs. 2-3) and the plurality of memory modules. Suppose even if Morris does not specifically define 201-1 and 201-2 in Fig. 3 as a plurality of memory expander *chips* (MXCs) as claimed, Talbot, on the other hand, teaches a plurality of memory expander chips (MXCs) (i.e. the memory control hubs 160A-160B in Fig. 1) coupled between the memory controller (i.e. 106 in Fig. 1) and the plurality of memory modules (i.e. 171A-171N in Fig. 1). Accordingly, it would have been obvious to one of ordinary skill in the art at the time of

Application/Control Number: 10/609,216

Art Unit: 2186

the current invention was made to include a plurality of memory expander chips taught by Talbot in the circuit taught by Morris. In doing so, a large number of memory modules can be connected to the circuit. Therefore, it is being advantageous.

As per claim 9, the combination of Morris and Talbot teaches the claimed invention as described above and furthermore, Talbot teaches that the plurality of MXCs (i.e. 160A-160B in Fig. 1) enable access to relative larger memory arrays (i.e. 171A-171N and 181A-181N in Fig. 1).

As per claim 10, the combination of Morris and Talbot teaches the claimed invention as described above and furthermore, Talbot teaches that each of the plurality of MXCs (i.e. 160A-160B in Fig. 1) include a built in bi-directional cache (i.e. the cache 175A, 175B in Fig. 1) to decrease latency and increase throughput efficiency (e.g. see Fig. 1).

As per claim 11, the combination of Morris and Talbot teaches the claimed invention as described above. The further limitation, of having a data rate between the memory controller and the plurality of MXCs runs at a relatively higher bandwidth than that of directly supported DIMMs, is also *inherently* taught by Talbot because by coupling a MXC (i.e. 201-1 in Fig. 3) between a plurality (i.e. two) of memory modules/DIMMs (i.e. 201 in Fig. 2), the bandwidth gets doubled compared to if a DIMM is directly connected to the controller (i.e. 207 in Figs. 2-3) (e.g. see Figs. 2-3).

As per claim 12, the combination of Morris and Talbot teaches the claimed invention as described above and furthermore, Talbot teaches about having access coalescing functionality (i.e. access uniting) in each of the plurality of MXCs (i.e. 160A)

and 160B in Fig. 1). For example, accesses from a plurality of memory chips (i.e. 171A-171N in Fig. 1) are coalesced/gathered by the hub 160 A (e.g. see Fig. 1).

As per claim 13, the combination of Morris and Talbot teaches the claimed invention as described above and furthermore, Talbot teaches that a portion of the plurality of MXCs (i.e. 160A-160B in Fig. 1) are coupled to each other in series (e.g. see Fig. 1).

As per claims 21-26, see arguments with respect to the rejection of claims 8-13, respectively. Claims 21-26 are also rejected based on the same rationale as the rejection of claims 8-13, respectively.

6. Claims 5-6 and 18-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Morris in view of Jeddeloh et al. (USPN: 2004/0044933) hereinafter, Jeddeloh.

As per claim 5, Morris teaches the claimed invention as described above, but Morris failed to teach that the circuit further including a reference voltage generator to generate a reference voltage corresponding to a memory chip voltage. Jeddeloh discloses a reference voltage generator (i.e. the combination of 74 and 76 in Fig. 2), which generates a reference voltage (i.e. V_{Ref}) corresponding to a memory chip voltage (e.g. see paragraph [0025] and Fig. 2). Accordingly, it would have been obvious to one of ordinary skill in the art at the time of the current invention was made to implement the reference voltage generator taught by Jeddeloh in Morris's circuit. In doing so, the memory modules 60a, 60b may use the reference voltage Vref to determine data bit values during data sensing, writing and reading operations.

As per claim 6, the combination of Morris and Jeddeloh teaches the claimed invention as described above and furthermore, Jeddeloh teaches that the reference voltage (i.e. V_{Ref}) is provided to the plurality of memory modules (i.e. 60a and 60b in Fig. 2) and the memory controller (i.e. 100 in Fig. 2) (e.g. see paragraph [0025] and Fig. 2).

As per claims 18-19, see arguments with respect to the rejection of claims 5 and 6, respectively. Claims 18-19 are also rejected based on the same rationale as the rejection of claims 5 and 6, respectively.

7. Claims 27-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Freker (USPN: 6,442,645) in view of Morris.

As per claim 27, Freker teaches a computer system (i.e. 100 in Fig. 1) comprising: a central processing unit (CPU) (i.e. the processor 105 in Fig. 1); a display device (i.e. 125 in Fig. 1) coupled to the CPU to display an image; a plurality of memory modules (i.e. the memory array 120 in Figs. 1-2); a memory controller (i.e. 116 in Fig. 2) coupled to the plurality of memory modules (i.e. 210₁₋₄ in Fig. 2) and the CPU (e.g. see Figs. 1-2). However, Freker does not clearly disclose a plurality of bus splitters and a plurality of terminators. Morris, on the other hand, teaches a plurality of bus splitters coupled between the plurality of memory modules and the memory controller to split signals communicated between the plurality of memory modules and the memory controller (i.e. embedded in the memory board 203 to split the signals sent from high speed connectors 205 and 209 into plurality of connectors 202 coupled to the memory modules 201 in Fig. 2); and a plurality of terminators (i.e. 204, 210 in Fig. 2) to reduce

signal reflections corresponding to the split signals (e.g. see Col. 4, 14-17 and Fig. 2).

Accordingly, it would have been obvious to one of ordinary skill in the art at the time of the current invention was made to implement a plurality of bus splitters and a plurality of terminators of Morris in the computer system taught by Freker. By implementing bus splitters, the signals from the memory controller can be split and then sent to a plurality of memory modules at the same time and by implementing terminators, signal

As per claim 28, the combination of Freker and Morris teaches the claimed invention as described above and furthermore, Freker teaches that the computer system further including a main memory (i.e. 120 in Fig. 1) coupled to the CPU (i.e. 105 in Fig. 1).

reflections can be reduced or totally avoided. Therefore, it is being advantageous.

As per claim 29, the combination of Freker and Morris teaches the claimed invention as described above and furthermore, Freker teaches that the computer system further including a memory (i.e. 120 in Fig. 1) coupled to the display device (i.e. 125 in Fig. 1) to store the image.

As per claim 30, the combination of Freker and Morris teaches the claimed invention as described above and furthermore, Freker teaches that the memory controller (i.e. 116 in Fig. 2) is coupled to the CPU (i.e. 105 in Fig. 1) through a memory control hub (i.e. 115 in Fig. 1).

Application/Control Number: 10/609,216 Page 10

Art Unit: 2186

Conclusion

8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hetul Patel whose telephone number is 571-272-4184. The examiner can normally be reached on M-F 8-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on 571-272-4182. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

HBP

MATTHEW D. ANDERSON PRIMARY EXAMINER